

In the Abstract:

Amend the abstract as follows:

A serial scan path communication architecture includes a plurality of circuits (30), some of which may include a memory (36). A memory access controller (38) is included ~~on~~ in circuits with a memory (36) such that serial data may be written to and written from the memories without having to repetitively cycle through multiple shift TAP read or write operations.